News in the current product version

Version 5.30 of IAR Embedded Workbench for ARM includes the following new and enhanced functionality:

New Cortex-M3 debug features

Several new presentation methods are available for display and analysis of Cortex-M3 SWV/SWO data
  • Function profiler.
  • Disassembly window with instruction trace count.
  • Data Log window that logs accesses to up to four different memory locations or areas, including time information. A condensed summary for each memory location is also available.
  • Interrupt Log window that logs entrances and exits to and from interrupts, including time information.   A condensed summary for each interrupt source is also available.
  • Interrupt Graph window that shows interrupt activity on a time scale for each interrupt source.
  • Enhanced SWO trace window.
  • J-Link download speed using the SWD interface have been improved by 40%

Compiler size optimizations

The compiler optimizer has been tuned to generate industry-leading code size for Cortex-M3 code.

Compressed initializers

The linker can compress initialized data to minimize flash use. The compressed data will be atomatically uncompressed when moved from flash to RAM by the startup code.

MISRA C:2004 support

IAR Embedded Workbench now supports checking of source code for conformance to the MISRA C:2004 standard.

ST ST-LINK debug probe

Support for the ST ST-LINK JTAG debug probe is added.

ARM7EJ-S core support

Support for the ARM7EJ-S core is now included.

New device support

Support for many new devices are added in this release.

Example projects

Over 1400 example projects for various evaluation boards, including evaluation boards from IAR Systems, Actel, Analog Devices, Aiji Systems, ARM, Atmel, Cirrus Logic, Freescale, Keil, LogicPD, Luminary, Micronas, Nohau, OKI, Olimex, Pasat, NXP, Phytec, ST, Texas Instruments and Toshiba are included in the product installation

  Back to IAR Home Page    Back to Testech Home Page   Compiler     RTOS    Emulator/Debugging