News in the current product version
Version 6.2 of IAR visualSTATE includes the following news and enhancements:

Possibility to exclude design regions from code generation

In version 6.2 it is possible to mark state machine regions and states on any hierarchy level for exclusion from code generation, validation and verification to create variations of the model. In this way for example different debug and verification scenarios can be created.

Verificator enhancements

  • A comprehensive set of optimizations to bring down run-time and memory requirements.

  • Some restrictions on what kind of modeling elements that can be verified has been removed:

         - Array expressions can now be verified.

         - Guard expressions and action expressions now obey the same integral type mixing rules as the C language.
         - Action functions with parameters that returns other types than void can now be verified

  • Verification now optionally check user supplied ranges on internal model variables of integral type.

Readable code MISRA C 2004 updates

The generated code in the readable code format has been brought more in line with the MISRA C:2004 guidelines and the guidelines published by MIRA on MISRA C:2004 in the context of automatic code generation.

  Back to IAR Home Page    Back to Testech Home Page   Compiler     RTOS    Emulator/Debugging